Optical networks continue to evolve with greater performance and flexibility based on a foundation of CMOS chip designs as the latest designs are heading to market in 2019. The next-generation of coherent chip designs will segment into two different paths, one targeting high performance and flexibility, and the other targeting low power and area. New semiconductor design techniques, both to advance performance in spectral efficiency and circuit optimization for power efficiency, pave the way for these upcoming new generations of coherent DSP chips. The path forward for future generations of coherent chip designs with respect to CMOS process technology must be carefully considered.
High-performance Coherent in CMOS: Foundational Technology for WDM Optical Networking
Related
View more insightsVideos
WaveLogic 6 Extreme: Evolving to 1.6Tb/s Networking
Joe Shapiro, Vice President PLM, explains the business benefits of evolving to 1.6T technology with Ciena's WaveLogic 6 Extreme for network providers.
Read moreVideos
Ciena hits another milestone: 100,000 WaveLogic 5 800G shipments
Ciena has reached an incredible milestone, surpassing 100,000 modems shipped of its industry-leading WaveLogic 5 Extreme (WL5e) programmable 800G technology.
Read moreInfobriefs
Managed Optical Fiber Networks: A quick introduction to a win-win strategy
Southeast Asia’s data center market is growing fast and is expected to reach $14.19 billion in value. Managed optical fiber networks offer a versatile and customizable solution....
Read more